





AMD Opteron[™] Processor-based Server HyperTransport[™] HyperTransport[™] Technology Buses **Technology Buses Enable** for Direct Connection of CPUs Direct Connection of CPUs Memory Capacity for up to 8 Sockets Scales w/ Number of Processors AMD DDR DDR l44-bit l44-bit \$ \$1 \$ \$1 DDR **....** 4----DDR l44-bit l44-bit Optero



Fewer Chips Needed for a 4-Socket Server (Reduces Cost)



Intel Xeon MP Processor-based Server

	AMD Opteron Processor-based Server	Intel Xeon MP Processor-based Server
Architecture	 AMD64 with Direct Connect Architecture Direct connection of CPUs for up to 8 sockets Provides simultaneous high-performance 32- and 64-bit computing Increases memory performance, provides more balanced I/O throughput, and allows for more linear symmetrical multiprocessing 	 IA32 Architecture High-performance 32-bit computing only Businesses needing 64-bit benefits must switch to a new architecture
Memory Access Technology	 Integrated Memory Controller Memory is directly connected to the CPU providing optimized memory performance Provides low-latency memory access and bandwidth that scales as processors are added 	 "Northbridge"-style Memory Controller via Front Side Bus Passage through memory controller hub delays memory reads Processors compete for FSB bandwidth 8-socket solutions require even more chips
Primary Bus Technology	 HyperTransport[™] Technology At up to 6.4GB/s bandwidth per link, designed to provide a high-speed connection between processors and core logic with sufficient bandwidth for supporting new and existing interconnects 	 Proprietary Hub I/O Buses Bridge and hub devices can be overwhelmed by the I/O demands of attached peripherals
	* AMD 0121™ I LaTura-a™ DCL V Tura-I	Seman Menter CMIC LIE Managerie Canada II. (MCLI)

Key

Memory Traffic

I/O Traffic IPC Traffic ·----

4....

* AMD-8131[™] HyperTransport[™] PCI-X Tunnel ** AMD-8111[™] HyperTransport I/O Hub ¹ServerWorks CMIC HE Memory Controller Hub (MCH) ²ServerWorks CIOB-X 64-bit PCI/PCI-X Controller Hub ³ServerWorks CSB5 I/O Controller Hub ⁴ServerWorks REMC Memory Address Buffer